In the light of the tests performed and the results obtained,shown in Fig. 13, the following should be noted:
(a) For all tests performed, it was the analysis of the CLBs which consumed the greatest percentage of time. This is due to the fact that this is the largest resource within a Xilinx FPGA.