When the gate is active, a channel forms between the source and drain, through the p substrate.In theory, on a perfect transistor, there should be no leakage, ie no current should flow when the gate is not active. The only power consumption is active/switching power when the gate is asserted.