Active-Low Reset Output. Pulses low for 200ms when triggered, and remains
low whenever VCC is below the reset threshold or when MR is a logic low. It
remains low for 200ms after one of the following occurs: VCC rises above the
reset threshold, the watchdog triggers a reset, or MR goes low to high.